A 12 - bit 150 - MHz 1 . 25 - 2 mm CMOS DAC
نویسندگان
چکیده
This paper presents a 12-bit 150-MHz current steering DAC with hierarchical symmetrical switching sequence that compensates gradient errors. The circuit of the DAC employs segmented architecture; the least significant bits (LSBs) steer a binary weighted array, while the most significant bits (MSBs) are thermometer decoded and steer a unary array. The measured differential nonlinearity and integral nonlinearity are 0.6 LSB and 0.9 LSB, respectively. The circuit is fabricated in 0.5 m , twopoly two-metal, 5.0V, mixed-signal CMOS process. It occupies mm mm 96 . 0 27 . 1 chip area, when operating at 150 MHz and dissipates 91.6mW from a 5.0V power supply, which is much smaller than that of [1].
منابع مشابه
A Single-Chip CMOS Digitally Synthesized 0-35 MHz Agile Function Generator
This paper describes the design and implementation of a single-chip digitally synthesized 0-35 MHz agile function generator. The chip comprises an integrated direct digital synthesizer (DDS) with a 10-bit onchip digital-to-analog converter (DAC) using an n-well single-poly triple-metal 0.5-μm CMOS technology. The main features of the chip include maximum clock frequency of 100 MHz at 3.3-V supp...
متن کاملA 12 bit 2.9 GS/s DAC With IM3 60 dBc Beyond 1 GHz in 65 nm CMOS
A 12 bit 2.9 GS/s current-steering DAC implemented in 65 nm CMOS is presented, with an dBc beyond 1 GHz while driving a 50 load with an output swing of 2.5 and dissipating a power of 188 mW. The SFDR measured at 2.9 GS/s is better than 60 dB beyond 340 MHz while the SFDR measured at 1.6 GS/s is better than 60 dB beyond 440 MHz. The increase in performance at high-frequencies, compared to previo...
متن کاملAn 8-GS/s 200-MHz Bandwidth 68-mW ΔΣ DAC in 65-nm CMOS
This paper presents an 8-GS/s, 12-bit input ∆Σ DAC with 200-MHz bandwidth in 65-nm CMOS. The high sampling rate is achieved by a two-channel interleaved MASH 1-1 digital ∆Σ modulator with 3-bit output, resulting in a highly digital DAC with only seven current cells. The two-channel interleaving allows the use of a single clock for both the logic and the final multiplexing. This requires each ch...
متن کاملA 300-MS/s 14-bit Digital-to-Analog Converter in Logic CMOS
We describe a floating-gate trimmed 14-bit 300-MS/s current-steered digital-to-analog converter (DAC) fabricated in 0.25and 0.18m CMOS logic processes. We trim the static integral nonlinearity to 0.3 least significant bits using analog charge stored on floating-gate pFETs. The DAC occupies 0.44 mm of die area, consumes 53 mW at 250 MHz, allows on-chip electrical trimming, and achieves better th...
متن کاملA 100-MHz CMOS DAC for video-graphic systems - Solid-State Circuits, IEEE Journal of
A 6-bit weighted-current-sink video digital-to-analog converter (DAC) with 10-90 percent rise/fall time of 4 ns, integrated with a double-metal 3pm CMOS technology, is described. Current-source matching, glitch reduction, and differential switch driving aspects are considered. A new circuit solution and a nonconventional layout technique yield a high conversion rate with a standard CMOS technol...
متن کامل